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Abstract
In low power current mode signal processing circuits it is many times required to use current
mirrors to replicate and amplify/attenuate current signals, and to clamp the voltage of nodes
with high parasitic capacitances so that the smallest currents do not introduce unacceptable
delays. The use of tunable active-input current mirrors would meet both requirements. In
conventional active input current mirrors stability compensation is required. Furthermore,
once stabilized, input current cannot be made arbitrarily small. In this paper we introduce two
new active-input current mirrors that clamp their input node to a given voltage. One of them
does not require compensation, while the other may require under some circumstances, but for
both input current may take any value. The mirrors can operate with their transistors biased
in strong inversion, weak inversion or even as CMOS compatible lateral bipolar devices. If
biased in weak inversion or as lateral bipolars, the current mirror gain can be tuned over a very
wide range. According to the experimental measurements provided in this paper, input current
may spawn beyond nine decades, and current mirror gain can be tuned over 11 decades. As an
application example a sinusoidal gm-C based VCO has been fabricated whose oscillation
frequency could be tuned for over 7 decades between 74mHz and 1MHz.
  I. Introduction
When using current mode signal processing VLSI circuits it is not unusual that a very wide range
of current levels have to be handled. For example, when building low power silicon retinas, light
intensity is directly and (approximately) linearly transformed into current [1]-[2]. Silicon retinas can
sense up to six decades of light levels, which yields also six decades of current levels at the
photoreceptors output. It is impractical to permit that this current would control directly the time
constant of the complete system. This would make a silicon retina be fast for high ambient light, but
six orders of magnitude slower for low ambient light. This is not realistic, and a way to speed up these
delays is by clamping the voltages of those nodes with high parasitic capacitances. Since current
mirrors are necessary elements for current mode signal processing circuits, a very compact solution is
to use current mirrors that clamp their input voltages. These current mirrors are usually referred to as
active input current mirrors [3]-[4].
In the next Section the conventional active input current mirror is analyzed and it is shown why it
needs compensation, why compensation depends on the mirror input current, and why this current
cannot be made arbitrarily small. In Section III two new source driven active input current mirror
topologies are introduced and stability is analyzed. One of the mirrors does not require compensation
and the other may require under some circumstances. However, for both structures, input current can
be made arbitrarily small without rendering unstable behavior. Section IV provides some intuition
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regarding dynamic behavior of the mirrors. Section V shows how to make the mirrors to have a
continuously adjustable gain tunable over a very large range. Section VI studies loading effects. In
Section VII it is shown how to extend the mirroring operations to bipolar transistors using the CMOS
compatible lateral bipolar transistors, and finally in Section VII experimental measurements are
provided that show the input currents spawning beyond six decades and the current mirror gains
being adjusted over 11 decades. As an application example, the first mirror is used to make a constant
linear input range OTA whose transconductance is tunable for over 7 decades. This OTA is then used
in a  sinusoidal VCO whose oscillating frequency could be tuned from  to .
  II. Conventional Active Input Current Mirror
The conventional active-input current mirror [3] is shown in Fig. 1(a). By redrawing its input
stage as shown in Fig. 1(b), one recognizes a standard (uncompensated) 2-stage CMOS operational
amplifier [5], connected in a unity-gain negative feedback configuration. The first stage of the opamp
is the differential input amplifier of Fig. 1(a), and the second (inverting) stage consists of transistor
M1 and current source . It is well known that this structure needs compensation [5], and that the
compensation circuitry depends on the value of the second stage bias current . Furthermore, it
results impractical to compensate when  has to be varied over many decades and reaches very low
values.
For the differential input voltage amplifier the OTA in Fig. 2(a) can be used. OTAs are
compensated by their load capacitance . An OTA connected in unity gain feedback configuration
(as in Fig. 2(b)) has the small signal equivalent circuit shown in Fig. 2(c), where element
models the transconductance gain of the OTA and  its output conductance. Transconductance
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Fig. 1: Conventional active input current mirror, (a) circuit schematic representation, (b) input
stage drawn as a 2-stage opamp, (c) small signal equivalent circuit for mirror input stage, (d)
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 is frequency dependent because of the delay introduced by the parasitic capacitances of the
OTA internal nodes. This delay can be modeled as [6]
(1)
where  is the DC transconductance gain of the OTA and  models its delay. This yields the
following stability condition for the circuit in Fig. 2(c)
(2)
Using this model for the OTA with the stability condition of eq. (2), it is possible to analyze the
stability for the circuit in Fig. 1(b), whose small signal equivalent circuit is shown in Fig. 1(c).
Transistor  is modeled by elements ,  and , while the OTA is modeled by
,  and the node  parasitic capacitance . After straight forward
analysis it is easy to see that, if eq. (2) is satisfied, imposing the condition
(3)
guarantees stability. But this requires, at least, that  which imposes a lower bound on the
value of  (and ) in Fig. 1(b). In practice, the circuit is usually compensated as shown in Fig.
1(d) [3], by adding a unity gain voltage buffer and a compensation capacitor . Eq. (3) would
change to
(4)
But again,  cannot be made arbitrarily small.
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Fig. 2: (a) OTA structure suitable for the differential input voltage amplifier.(b) Unity gain feedback
configuration, and (c) small signal equivalent circuit.
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The two new active input current mirror topologies introduced in this paper do not have this
problem:  (and consequently, ) can be made arbitrarily small. In the next Section these mirrors
are introduced and analyzed.
  III. Two New Active Input Current Mirrors
A. First Topology
The first alternative circuit to the one in Fig. 1(a) is shown in Fig. 3(a), where the OTA output
drives the source of transistor  instead of its gate. The OTA must be able to sink twice the
maximum expected value for , which imposes an important design constraint for the OTA:  in
Fig. 2(a) must be, at least, twice the maximum operation current of the mirror1. The mirror input stage
can be redrawn as shown in Fig. 3(b), which can be considered to be a special two stage opamp
connected in unity gain feedback configuration. Note that the second stage of this opamp is a positive
gain voltage amplifier, as opposed to the case of Fig. 1(b). Neglecting body effect of transistor ,
the absolute gain value of this second stage would be identical to that of Fig. 1(b). Also note, that the
input node of this second stage is the source of transistor  which is a low impedance node. This
makes the circuit of Fig. 1(b) to have a single dominant pole, and consequently its behavior is
qualitatively similar to a single stage opamp in unity gain feedback configuration. To analyze the
stability conditions for this circuit, let us resort to its small signal equivalent circuit, shown in Fig.
3(c). Its characteristics equation is
1. Eventually, special OTAs that operate in a type of class AB mode [7] could be used to optimize power consumption.
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Fig. 3: First new active input current mirror topology, (a) circuit schematic representation, (b) input stage
drawn as a 2-stage opamp, (c) small signal equivalent circuit. (d) Second current mirror topology.
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(5)
Since the OTA is assumed to be compensated, eq. (2) is satisfied, and the last term for coefficient b in
eq. (5) is positive. However, b might still become negative. The following condition guarantees a
positive b coefficient
(6)
This can be achieved by either adding an extra capacitance at node  or by making the OTA to have
a smaller delay (larger ) or lower . Note that the right hand side of eq. (6) is an increasing
function of . Consequently, once eq. (6) is satisfied for the maximum possible  (maximum
) stability is guaranteed for any smaller value of  (and ).
If eq. (6) cannot be satisfied, another way to achieve compensation for this topology is by adding
a compensation capacitor  between nodes  and  in Fig. 3. This yields the following
characteristics equation
(7)
If eq. (2) is satisfied, coefficient a is positive as well as the second term of coefficient b.
Consequently, stability is guaranteed if
(8)
If the right hand side of eq. (8) is negative,  is not necessary and eq. (6) results. If the right hand
side of eq. (8) is positive, then  should satisfy eq. (8) for the largest value of  (or ). Once
this is assured, eq. (8) remains valid for any smaller value of  (or ).
B. Second Topology
Another alternative active input current mirror is the one shown in Fig. 3(d). Note that in this case
transistor  is connected as a diode around the negative feedback loop of the amplifier, and acts
simply as a passive device. Therefore, if the differential voltage amplifier is already compensated for
unity gain feedback, the circuit should always be stable. This can be verified by performing a similar
analysis to that for the first topology.
C. Discussion
The stability analyses for both topologies are valid whether transistors  and  are biased in
their weak or strong inversion regions of operation. This allows the current mirrors to operate for a
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very wide range of currents: from values equal to junction leakage currents up to the maximum
current the OTA might be able to sink. Also, care needs to be taken to avoid that the OTA output
voltage reaches its minimum (or maximum, for p-type current mirrors) value by adjusting  to
a safe enough level.
The stability advantages for these two new topologies with respect to the conventional one of
Section II, come from the fact that the differential voltage amplifier is loaded by a low impedance
node, which makes the whole circuit to behave similar to a single pole (or one-dominant pole) system.
Although the Topology 1 current mirror might require stability compensation, it has certain
advantages over the Topology 2 one, as will be seen throughout the paper: it is faster for very low
currents and it can be operated in bipolar mode by simply rebiasing constant global voltages.
  IV. Transient Response
A. First Topology
The circumstances under which the current mirror will be slowest is when input current is
smallest (in the  to  range). In these cases transistor  is operating in weak inversion and it is
safe to consider the OTA acting as an instantaneous device that does not introduce any delay. If this is
the case, the large signal transient response of the circuit in Fig. 3(b) can be computed by modeling
the mirror input stage as shown in Fig. 4(a) but with . If  and  model the OTA and
 is the current through transistor , straight forward analysis
yields the following state equation
(9)
where  is the OTA voltage gain. If  changes in a step fashion from  to , the
solution for eq. (9) can be written as
(10)
where,
(11)
If we define  as the delay time it takes for  to reach , then
(12)
Note that if  is sufficiently large  can be reasonably small, even for low values of .
As  increases the circuit will respond faster and the delay introduced by the OTA will start to be
appreciable. In this case, the circuit shown in Fig. 4(a) with  can be used to analyze its
transient response. The resulting state equation does not have an analytical solution, thus in order to
obtain an estimation of the delay in the current mirror one can resort to its small signal equivalent
circuit, and consider  makes a “little” step. Neglecting the OTA internal delay1 (characterized by
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) the following characteristics equation (valid for weak and strong inversion) results for the circuit
drawn in Fig. 3(c),
(13)
The roots for this equation are given by
(14)
If  two complex poles result and the transient has an associated time constant of the
order of . If the poles are real, the dominant time constant may range from  (for high values
of ) to  (for small values of ). Note that for very small values of  (
and ) it follows that  and , and the resulting time constant is , as derived
previously using the large signal first order model. On the other hand, for very large  (and )
values  is also small and a dominant first order dynamics results with time constant
. Consequently, for both very small  and very large  there are no complex
poles and the dynamics is dominated by a single real pole. The maximum value of  is
reached for  (assuming ), and is . Therefore, if
 can be satisfied, no complex poles (and no ringing) will appear for the whole input
current range.
If a compensation capacitor  is used, the resulting equation would be
1. The effect of  might be included, although the main delay introduced by the OTA is given by  loaded by
and other loads.
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(15)
where  and  with a, b and c given by eq. (7). Again, the associated dominant
time constant would take a value between  and . For very small and very large  there is
a dominant real pole of time constant  that produces a first order dynamics. For very small
it results , while for very large  it is . The maximum
 value is reached for , for which two real poles result both of
similar time constants around .
B. Second Topology
For the current mirror of Fig. 3(d) similar analyses can be done. For very small input currents,
such that the OTA can be considered to respond instantaneously, the following state equation results
(assuming  and )
(16)
Consequently, eqs. (10)-(12) would also be valid for this mirror as long as  is substituted by
.
If the OTA might no longer be considered to respond instantaneously, or if  is not negligible
with respect to , an estimation of the delays can be obtained from the small signal equivalent
circuit of Fig. 3(d) with . Routine analysis yields the following characteristics equation (valid
for weak and strong inversion)
(17)
Consequently, the settling of the mirror has a dominant time constant that can range between values
of the order of  and . For very small and very large  values (and assuming
) it follows that  and a dominant first order dynamics results with
effective time constant . For very small  this time constant is , while for very
large  it is . The maximum value for  is
reached for . Therefore, if  can be satisfied no complex poles
will appear.
C. Simulations
Extensive Hspice transient response simulations have been performed on both topology current
mirrors to confirm the previous analyses. Sizes for transistors  and  were set to
 and the internal bias current for the OTA was . An input node capacitance of
 was considered and input current was changed in a step fashion from  to . The value
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of  was swept logarithmically from  to . The output of the current mirror was connected
to a voltage source equal to . The current through this voltage source  was
time-normalized to , where  is the time at which  has reached 63.2% of its total
excursion value (assuming a first-order-like response). Fig. 5(a) shows the simulated output
waveforms, where the amplitude has also been normalized with respect to ,
(18)
In Fig. 5(b), for the trace with circles, the corresponding values for  as a function of  are
represented for Topology 1 with . As discussed previously in Section IV.A, for very small
currents the time constant is inversely proportional to current level (see eq. (11)), while for large
currents the time constant tends to settle to a constant value (see discussion after eq. (14)). For
between  and  the mirror output current step response showed ringing (presence of
complex conjugate poles), while outside this range no ringing is observed (absence of complex
conjugate poles). This was also predicted by the theoretical discussion after eq. (14). Eventually,
ringing could be reduced or suppressed by improving the circuit phase margin by adding the
compensation capacitance  mentioned in Section III.A. However,  may increase the delays for
the complete range of input currents.
The same simulations were repeated for the second topology. The resulting values of  as a
function of  are represented in Fig. 5(b) using the trace with asterisks. Again for very small currents
the time constant is inversely proportional to current and tends to settle for large currents (as predicted
in Section IV.B). Presence of complex conjugate poles was observed for  between  and
, as anticipated by the discussion after eq. (17). Note that for the lower currents range the
resulting values for  are about twice than those for Topology 1. This is because for Topology 2 the
input node capacitance  includes now also the subthreshold gate-to-bulk  capacitance of
transistor . For gate oxide thickness  and gate area  this
capacitance is  [8]. Therefore, in this example, the effective
Fig. 5: Transient Analyses Simulation Results. (a) Time and Amplitude Normalized Transient Responses for
Topology 1 Current Mirror with Unity Gain, (b) Extracted values for τn for both Topologies with Unity Gain
and Sweeping the Gain.
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capacitance is about twice than for Topology 1, for the lower current range, which precisely explains
the different  values.
  V. Continuously Adjustable Gain
The functionality of these current mirrors can be further extended when they operate in weak
inversion: the current mirrors gain can be made continuously adjustable through a control voltage,
and the adjustment range can be very wide (over 11 decades as shown later in the Section on
experimental results). The way this is achieved is very simple. By connecting the gate of transistor
 to an independent bias voltage , the gain of the current mirrors can be continuously
controlled through voltage . This is shown in Fig. 6 for the two proposed current mirrors. Under
these circumstances the currents through transistors  and  are given by
(19)
where  is thermal voltage,  is the gate voltage of transistor  (  for Fig. 6(a) and1
 for Fig. 6(b) and (c)), and  and  are positive parameters which can be
considered to be equal if transistors  and  are of equal size and properly well matched. From
eq. (19) the current mirror output current is
(20)
where , which is a function of , is the gain of the current mirror and is equal to
(21)
1. Strictly speaking, for Fig. 6(b),  where  is the input offset
voltage of the OTA.
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Fig. 6: Continuously adjustable gain current mirror versions for (a) first new topology, (b) second topology
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Since  controls exponentially the current mirror gain, a very wide tuning range is expected.
If there is mismatch between transistors  and  it will influence eq. (21) through parameters
 and . Statistically, the standard quadratic relative deviation of the gain is given by
(22)
where  is transistors  and  Early voltage. Note that eq. (22) is independent of the value of
 and . For the mirror of Fig. 6(b), the offset introduced by the OTA changes eq. (22) to
(23)
where the  contribution is much larger, which might render the circuit unacceptable. In this case
the mirror gain should be adjusted by controlling the differential voltage between the gates of
transistors  and , as shown in Fig. 6(c). In this case eq. (22) is valid again.
The relative noise spectral density at the output current  is given for Fig. 6(a) and Fig. 6(c) by
(24)
where  and  are the noise spectral density currents generated by  and  respectively,
is the equivalent input noise spectral density for the OTA and
(25)
with  being the OTA voltage gain. Note that, by eq. (24), the output noise is not
degraded by the fact that  might become extremely large or extremely small. For Fig. 6(b) the
output current relative noise spectral density is given by
(26)
with . Note that the OTA noise contribution is here significantly larger than in eq.
(24), which might render this topology useless.
  VI. Loading Effects
The stability analyses developed in Section III are based on the assumption that stability behavior
of the circuit in Fig. 3(a) can be analyzed by using the circuit in Fig. 3(b). However, this is true if the
current flowing through transistor  does not alter the stability conditions derived by using the
circuit in Fig. 3(b). Note that if current mirror gain adjustment is used (as in Fig. 6) the current
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through transistor  can be several orders of magnitude larger than the one through transistor .
Furthermore, the load connected at the drain of transistor  is going to be coupled to the current
mirror circuitry through the output conductance of . On the other hand, since the gate of  is
connected to a fixed voltage, no capacitive coupling (through  and/or ) exists between the
load and the current mirror circuitry. Assuming the load at the drain of transistor  can be
approximated by the parallel connection of a resistance and a capacitance, small signal analysis
reveals that the stability conditions for both topologies are relaxed. Consequently, the conditions
developed in Section III are more stringent and are the ones to be used.
The transient response analyses in Section IV neglect completely the loading effect of transistor
. Strictly speaking, this is only true if, for equal size  and  transistors, the gain of the
mirror is much less than unity, so that current through  is negligible with respect to the one
through . However, if the gain is unity or larger a slower response is expected because the OTA
has to provide a significantly larger current.
For Topology 1, very small currents and neglecting the loads at the drain of , it is easy to show
that eq. (9) changes to
(27)
where  is the gain of the current mirror. This implies that eqs. (10)-(12) remain valid as long as
is substituted by
(28)
which reveals that delay  in eq. (12) is degraded, at the most, by a factor of . If capacitance
 cannot be neglected and/or  small signal analysis can be performed to estimate the time
constant degradation. For high current amplification values  it can be verified that the resulting
time constant is degraded at the most by a factor of the order of .
Hspice simulations were performed using the same circuit than in Section IV.C, Topology 1, but
with a constant input current step from  to  and sweeping the mirror gain
from  to . The results are shown in Fig. 5(b) using the trace with “down
triangles”. For gains smaller than unity, time response is constant, while for gains larger than unity
the time response is degraded as  increases. As can be seen the resulting time constant is increased,
at the most, by a factor .
For Topology 2, and very small currents, a much more complicated differential equation than eq.
(24) is obtained which does not have an analytical solution. However, by performing Hspice
simulations on this topology with , shown in Fig. 5(b) with “up triangles”, it is observed
that the time constant degradation is similar to that for Topology 1. Again, for high  values, time
constants are degraded, at the most, by a factor of the order of .
  VII. CMOS Compatible Lateral Bipolar Mode
The two new current mirror topologies discussed so far can also be operated by biasing the
transistors as CMOS compatible lateral bipolars [8]. The circuits in Fig. 3 and Fig. 6 can be biased to
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operate transistors  and  as lateral bipolars if the process is p-well. For an n-well process p-
type current mirrors are the ones that can be biased in lateral bipolar mode. The first topology (Fig.
6(a)) can be used directly by rebiasing gate and well voltages, while the second topology needs the
use of an extra differential voltage amplifier or OTA. Fig. 7(a) shows the bipolar version of the current
mirror in Fig. 6(a). Physically both circuits are the same. The difference is how the gates and wells of
transistors  and  are biased. In Fig. 6(a) the wells are connected to ground (or to positive
power supply for a PMOS mirror) while  and  should be connected to intermediate voltage
values such that, for the current levels used, the OTA output voltage does not saturate. In Fig. 7(a)
both gates have to be connected about  below ground (or  above positive power supply for the
p-version) [8] and the wells, which are now the Base terminals, to intermediate values. For the bipolar
version of the second topology an extra OTA has to be added to decouple the nonzero base currents.
The resulting circuit is shown in Fig. 7(b).
  VIII. Experimental Results
A set of current mirror prototypes have been fabricated in a 1.2µm n-well CMOS process.
Transistors were laid out as square waffle structures with  and effective .
In this case an OTA able to provide several milli-amps of output current was used. Fig. 8 shows
measurements of  vs. , for different gains, for an NMOS, a PMOS, and a lateral bipolar pnp
mirrors, corresponding to the Topologies of Fig. 6(a) and Fig. 7(a). In Fig. 8 input currents were swept
between 1pA and 1mA. Gain control voltage (  or ) was swept with 50mV steps around
or . In these log-log representations, lines of slope ‘1’ represent a linear relationship between
input and output currents, while line position accounts for the gain. Circles denote the 1% linearity
error region limits. For these regions the maximum and minimum current mirror gains are given in
Table 1 as  and . Also shown in Fig. 8 are the maximum size rectangles that could be drawn
inside the 1% linearity error regions. Maximum and minimum currents and gains for these boxes are
given in Table 2. Note that in Fig. 8, for the unity gain curves, the 1% error interval is significantly
larger than for the other curves. These limits are given in Table 1 under  and .
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Fig. 8: Experimentally measured Output vs. Input Currents, for different gains, for (a) the
NMOS mirror, (b) the PMOS mirror, and (c) the Bipolar mirror versions.
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As  an application example, the Topology-1 current mirror was used to design the OTA shown in
Fig. 9, which is used in the  sinusoidal VCO shown in Fig. 10 [6]. The oscillation frequency for
this VCO is given by
(29)
Table 1
Absolute Unity Gain
Amin Amax Imin Imax
NMOS
PMOS
Bipolar
6.1 10 7–× 1.8 105× 1.0 10 9–× 7.7 10 5–×
5.7 10 7–× 2.6 106× 2.1 10 10–× 1.2 10 4–×
1.9 10 6–× 4.5 106× 2.7 10 10–× 5.4 10 4–×
Table 2
NMOS 1.2 nA 520 nA 83 pA 780 nA
PMOS 0.27 nA 72 nA 5.4pA 160 nA
Bipolar 0.33 nA 871 nA 92 pA 500 nA
Iin
min Iin
max I
out
min I
out
max A
min Amax
2.9 10 4–× 2.7 102×
2.7 10 4–× 1.4 102×
5.1 10 4–× 3.0 102×
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Fig. 9: Constant Linear Input Range OTA using Topology-1 Current Mirror
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For the fabricated prototype VCO the capacitor value is . When using conventional
CMOS OTAs for  sinusoidal VCOs, their frequency tuning range is limited to little more than
one decade [6]. The reason is that for tuning the VCO frequency, OTA transconductances have to be
changed. If the OTA transconductance is adjusted through its differential pair bias current  then
the linear range of the OTA is reduced as its transconductance (and ) is lowered. If a linear range
above  is desired, transconductance tuning is limited to little more than one decade. The
transconductance of the OTA in Fig. 9 can be tuned while maintaining its  current (and linear
range) constant. The two top Topology-1 PMOS current mirrors are tuned simultaneously through
control voltage  and are able to change the OTA transconductance for over 7 decades. Fig. 10(b)
shows the experimentally obtained relationship between oscillation frequency and control voltage
 of the sinusoidal VCO. The minimum frequency that could be measured was
, while the maximum was . Fig. 11 shows the measured
sinusoidal waveforms for these two limit situations.
To show the effect of OTA linear input range degradation, let us resort to Fig. 12. Classically, the
OTA transconductance  is tuned by changing its differential pair tail bias current . Fig. 12(a)
shows the measured curves  for the OTA of Fig. 9 ( ) when using current
 for tuning and leaving  constant. Fig. 12(b) shows the curves , which are the
first derivatives of those in Fig. 12(a) normalized with respect to  (defined as the slopes at
for Fig. 12(a)). The widest bell-shape curve corresponds to the maximum  and maximum . As
 is decreased the bells become narrower (less input range) until the differential pair transistors are
fully biased in weak inversion and the linear input range remains constant (between one or two ).
In Fig. 12(a) and Fig. 12(b) the largest measured transconductance is , while the
minimum is . If instead of using  to tune  we use  then the curves shown
in Fig. 12(c) and Fig. 12(d) are measured. Fig. 12(c) shows  and Fig. 12(d) shows
. In Fig. 12(c) and Fig. 12(d) the largest measured transconductance is
, while the minimum is . Note that now the OTA input range is
maintained constant. As a result, the OTA behaves almost linearly from  to
which means that low distortion sinusoids of  peak-to-peak amplitude can be obtained with
the VCO of Fig. 10 for the whole frequency range, as can be seen in Fig. 11.
Fig. 11: Measured VCO outputs for minimum (73.94mHz) and maximum (1.015MHz) frequencies.
Vertical scale is 50mV/div and horizontal scales are 2s/div for left trace and 200ns/div for right trace.
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  IX. Conclusions
Two new active-input current mirror structures are introduced. The novelty resides in that the
active amplifier drives transistor sources instead of gates. This allows the amplifier to be connected in
a negative feedback loop configuration, instead of positive. The first proposed topology might require
compensation, while the second does not need it. Both topologies behave much better from a stability
point of view than the conventional active input current mirror. This is because the amplifier output is
connected to a low impedance node. The consequence is that the mirrors remain stable for arbitrarily
small operation currents, thus allowing current ranges of many decades. Experimental measurements
reveal that the currents involved can vary over 9 decades, and that the gain of these current mirrors
can be continuously tuned over 11 decades while maintaining 1% linearity error in the mirroring
operation. The mirrors can be used either with their transistors biased as MOS or as CMOS
compatible lateral bipolar devices. Experimental results have been provided. As an application
example a  sinusoidal VCO has been fabricated and tested. Its frequency could be continuously
tuned for over 7 decades through a single control voltage. To our knowledge this has never been
achieved before for CMOS sinusoidal VCOs.
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Fig. 12: Experimentally measured dependence of OTA linear input range on transconductance tuning. For
differential pair tail bias current (ISS) tuning, linear range decreases as transconductance decreases: (a)
normalized OTA output current (Iout/ISS) as a function of differential input voltage, (b) normalized first
derivative of previous curve. For tuning through the top Topology-1 current mirrors: (c) normalized OTA
output current, (d) normalized first derivative of previous curve.
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